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Abstract. Execution time is no longer the only performance metric
for computer systems. In fact, a trend is emerging to trade raw perfor-
mance for energy savings. Techniques like Dynamic Power Management
(DPM, switching to low power state) and Dynamic Voltage and Fre-
quency Scaling (DVFS, throttling processor frequency) help modern sys-
tems to reduce their power consumption while adhering to performance
requirements. To balance flexibility and design complexity, the concept of
Voltage and Frequency Islands (VFIs) was recently introduced for power
optimisation. It achieves fine-grained system-level power management,
by operating all processors in the same VFI at a common frequency/-
voltage.
This paper presents a novel approach to compute a power manage-
ment strategy combining DPM and DVFS. In our approach, applications
(modelled in full synchronous dataflow, SDF) are mapped on heteroge-
neous multiprocessor platforms (partitioned in voltage and frequency is-
lands). We compute an energy-optimal schedule, meeting minimal through-
put requirements. We demonstrate that the combination of DPM and
DVFS provides an energy reduction beyond considering DVFS or DMP
separately. Moreover, we show that by clustering processors in VFIs,
DPM can be combined with any granularity of DVFS. Our approach
uses model checking, by encoding the optimisation problem as a query
over priced timed automata. The model-checker Uppaal Cora extracts
a cost minimal trace, representing a power minimal schedule. We illus-
trate our approach with several case studies on commercially available
hardware.
1 Introduction
The power consumption of computing systems has increased exponentially [18].
Therefore, minimising power consumption has become one of the most criti-
cal, challenging and essential criteria for these systems. Therefore, over the past
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2years, system-level power management based on the properties such as execu-
tion time of the tasks, frequency etc. has gained significant value and success
[6][18][38].
Power Reduction Techniques. The total power consumption of a processor is
the sum of static (leakage) and dynamic power (in terms of switching activity).
Two well-known techniques for power optimisation in modern processors are
Dynamic Power Management (DPM) [6] and Dynamic Voltage and Frequency
Scaling (DVFS) [35]. DPM reduces the static power consumption, whereas DVFS
is used to lower the dynamic power consumption.
Dynamic Power Management. DPM works on the principle of switching a
processor to a low power state when it is not used, thus resulting in reduced power
utilisation. For example, let us consider a processor of a typical mobile phone,
having three power states, i.e., ON, DIM and OFF. If the processor runs in ON
state, LCD and backlight of the phone is turned on. If the phone remains idle
for some time, the processor enters the DIM state in which the backlight turns
off but the LCD stays turned on. If the phone stays idle for some more time, the
LCD is turned off too (the OFF state). It is very commonly assumed by power
optimisation methods in the literature that the transition overhead of switching
to another power state is negligible [27]. However, this may not be the case in
real-life applications, where there is always a non-negligible overhead [30]. This
paper considers transition overheads while moving to a different power state.
DPM is widely used; many processor manufacturers, such as Intel and AMD,
have implemented an open standard for power management named Advanced
Configuration and Power Interface [12].
Dynamic Voltage and Frequency Scaling. On the other hand, DVFS [35]
lowers the voltage and clock frequency at the expense of the execution time
of a task. Power consumption of a processor scales linearly in frequency and
quadratically in voltage. But, frequency and voltage also have a linear relation,
therefore, when the clock frequency decreases, the voltage can also reduce, so that
the power is reduced cubically. DVFS comes in two flavours, viz. local and global
[24]. Local DVFS works on the principle that each processor has its own individ-
ual clock frequency/voltage, whereas all processors operate on the same clock
frequency/voltage in the case of global DVFS. Local DVFS gives more freedom
in choosing clock frequencies and is therefore more energy-efficient. However,
local DVFS is expensive and complex to implement because it requires more
than one clock domain. In contrast, global DVFS requires a simpler hardware
design, but may lead to less reduction in power consumption [24]. Several mod-
ern processors such as Intel Core i7 and NVIDIA Tegra 2 employ global DVFS
[12].
Voltage and Frequency Islands. To balance the energy efficiency and design
complexity, the concept of voltage and frequency islands (VFIs) [16] was put for-
ward. A VFI consist of a group of processors clustered together, and each VFI
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supplies of a VFI may differ from other VFIs. Furthermore, different VFI par-
titions represent DVFS policies of different granularity. Recently, some modern
multicore processors, such as IBM Power 7 series, have adopted the option of
VFIs [15].
Shortcomings in Literature. While DPM and DVFS are popular power min-
imisation techniques, most of the earlier work [17, 26, 31, 37] focusses on DVFS
only, neglecting static power completely. On the contrary, modern processors
have significant static power, which must be addressed. Hence, optimal power
minimisation cannot be guaranteed without considering both DVFS and DPM.
This paper is the first to compute energy schedules for combined DVFS and
DPM. Furthermore, with the help of VFIs, we combine DPM with a DVFS
policy with any granularity, generalising local and global DVFS. This achieves
fine-grained system-level power management.
The second shortcoming in existing literature is addressing the applications
where inter-task dependencies are modelled by directed acyclic graphs (DAGs),
without analysing periodicity [9, 22]; or frame-based periodic applications with
no data dependencies between periods [10, 13]. In real-time streaming applica-
tions, there are three challenges in implementing power management [17]. First,
the schedules of these applications are typically infinite, making the problem
scope infinite. Second, the iterations overlap in time and we have to deal with
data dependencies within and across iterations. Last, performance constraints
such as throughput are critical, and must be met. Hence, we cannot capture
all semantics of real-time streaming applications using DAGs or frame-based
models.
Our Approach. Alternatively, we use Synchronous Dataflow (SDF) [21] as a
computational model. SDF allows natural representation of real-time streaming
and digital signal processing applications. SDF graphs are increasingly utilised
for performance analysis and design optimisation of multimedia applications,
implemented on multiprocessor Systems-On-Chip [22]. In this paper, SDF graphs
are used to represent software applications which are partitioned into tasks, with
inter-task dependencies and their synchronisation properties.
Contemporary SDF analysis tools e.g. SDF3 [32] lack support for cost optimi-
sation. Therefore, we propose an alternative, novel approach based on Uppaal
Cora [5], the tool for Cost Optimal Reachability Analysis, using priced timed
automata (PTA) as a modelling language. PTA extend timed automata [4] (for
the modelling of time-critical systems and time constraints) with costs, which
we use to model energy consumption. Furthermore, power reduction techniques
based on mathematical optimisation [17, 26, 34, 7] do not support quantitative
model-checking and evaluating user-defined properties. PTA also bridges this gap
to achieve benefits over the range of analysable properties such as the absence
of deadlocks and unboundedness, safety, liveness and reachability. Finally, PTA
provide straightforward compositional and extendible modelling capabilities to
system engineers, as opposed to mathematical optimisation approaches.
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the application tasks; a platform model that describes the specifics of the hard-
ware such as VFI partitions, frequency levels and power usage per processor;
and a throughput constraint. We compute a power optimal schedule that meets
the constraint, utilising the dynamic and static slack in the application. The
method can also be used to determine optimal VFI partitions in terms of design
complexity and energy efficiency, facilitating system designers to build durable
systems.
Contributions. The main contribution of this paper is a fully automated tech-
nique to compute power-optimal schedules. In particular, we demonstrate the
following:
– We apply a combination of DPM and DVFS, confirming earlier results
[10][13] that DPM and DVFS together result in lower energy consumption
than considering only DVFS;
– Our method considers processors partitioned into VFIs; thus allowing to
combine DPM, and DVFS policy with any granularity.
– We analyse SDF graphs as input which are more versatile and allow more
realistic data-dependencies than acyclic applications considered in earlier
work;
– We consider the transition overhead of transitions between different frequen-
cies.
– Our approach is able to handle heterogeneous platforms, in which only spe-
cific processors can run a particular task.
Moreover, our technique is based on the solid semantic framework of Priced
Timed Automata, enabling the verification of functional system correctness.
We only consider discrete frequency and voltage levels in this paper as real-
life platforms can support only a limited set of discrete frequency and voltage
levels [17].
Paper organisation. Section 2 reviews related work. Section 3 formalises
the problem, and different power reduction techniques are illustrated in Section
4. Section 5 covers PTA and Uppaal Cora, and Section 6 covers the translation
of SDF graphs to PTA. The methodology of power optimisation of SDF graphs
using Uppaal Cora is explained in Section 7. Section 8 experimentally com-
pares the results of different power optimisation techniques explained earlier,
and Section 9 validates our approach via case studies. Finally, Section 10 draws
conclusions and outlines possible future research.
2 Related Work
Considerable work has been done on power management. An extensive survey
paper [18] outlines the research work in the field of algorithmic power manage-
ment, but without reviewing any work done on SDF graphs. Another survey
paper [38] discusses several energy-cognizant scheduling techniques. All of the
5presented techniques do not evaluate effectiveness of optimal combination of
global DVFS with scheduling. The novel methods for VFI-aware power optimi-
sation are discussed in [19] and [28]. It is assumed in these papers that task
scheduling is finished beforehand, and therefore, task precedence is not con-
sidered. Whereas in practice, there are always precedence constraints due to
inter-task data dependencies.
A state-of-the-art methods of applying DVFS only on SDF graphs is ad-
dressed in [26, 31, 37]. These papers, in comparison to ours, consider dynamic
power only, and ignore static power which is non-negligible in modern proces-
sors. Moreover, work in [26] also requires to transform an SDF graphs to equiv-
alent Homogeneous SDF (HSDF) graphs and model them with additional static
ordering edges, which is not needed in our approach. Similarly, work in [37] uses
self-timed execution and static order firing, which means we need as many pro-
cessors as actors, unlike real-life applications where there is always a constraint
on available number of processors. Therefore, this work is not scalable on any
other hardware platform, where there are fewer processors than actors. Another
method of throughput-constrained DVFS of SDF graphs on a heterogeneous
multi-processor platform is proposed in [17]. A difference with our approach
is that work in [17] ignores transition overheads. Therefore, optimality cannot
be guaranteed. Moreover, this paper also suffers from the limitation of static
ordering.
More advanced approaches that combine DPM and DVFS are presented in
[34, 7]. Unlike our method, these approaches discuss a specific power optimisa-
tion policy where DPM and DVFS can be applied to each processor indepen-
dently only. In contrast, we consider VFI-based hardware platforms where DPM
and DVFS can be applied to any DVFS policy ranging from each processor
having independent voltage/frequency level to all processors running at same
voltage/frequency level. Furthermore, these papers are restricted to acyclic ap-
plications only, which makes the problem scope simpler. The work in [10, 13]
describes an another novel algorithm for the optimal combination of DPM and
DVFS. In comparison to our work, this technique is confined to global DVFS
only, as it does not consider VFIs.
To the best of our knowledge, there are no papers that apply an optimal
combination of DVFS and DPM on SDF graphs, mapped on a given number of
VFI -partitioned processors, both in homogeneous and heterogeneous platforms.
3 Problem Formalisation
This section first introduces the power model used in this paper. Later, we
present formal definitions of SDF graphs and heterogeneous platform application
model capable of having VFIs and multiple discrete frequencies.
3.1 Power Model
The clock frequency of a processor represents its speed. We assume that the speed
of the processors scale linearly with the clock frequency. However, in practice, the
6relation between speed and clock frequency is not perfectly linear. The reason
is that the computer memory is a separate device and it is often running on a
different clock frequency. Therefore, the speed of the computer memory typically
does not scale with the clock frequency of the processor [10].
Nevertheless, if measured at the maximum frequency, the round-trip time
for a memory access in terms of processor clock cycles is at its highest. Memory
access for the same task running at a lower frequency level is cheaper in terms of
processor clock cycles. Therefore, our assumption made in this paper that speed
of the processors is linearly related to the clock frequencies, does not violate the
deadline constraints of an application [12].
The total power consumption by a processor is given by [9]:
PTot = PD + PS + Ptr (1)
where PD and PS is the dynamic and static power usage of a processor respec-
tively. The dynamic power is consumed due to the activity of the processor and
is given by:
PD = aCv
2
ddf (2)
where a is the circuit switching activity, C is the switched capacitance, vdd is the
supply voltage, and f is the operating frequency. Here, a and C are technology
dependent. The static power is consumed independently of the processor activity
and clock frequency. The static power is given by:
PS = VddIsubn + |Vbs|Ij (3)
where Vdd is the supply voltage, and rest of the parameters are fixed technology
dependent. The transition overhead of transition from a certain frequency level
to another is denoted by Ptr .
3.2 SDF Graphs
Typically, real-time streaming applications execute a set of periodic tasks which
consume and produce fixed amounts of data. Such applications are naturally
modelled by a directed, connected graph named SDF graph in which these tasks
are represented by a set of actors A. Actors communicate with each other by
sending streams of data elements represented by tokens. Each edge (a, b, p, q)
connected to a producer a and a consumer b, transports tokens between actors.
The execution of an actor is known as an (actor) firing , and the number of tokens
consumed or produced onto an edge (a, b, p, q) as a result of a firing is referred
to as consumption q and production p rates respectively. An SDF graph is timed
if each actor is assigned an execution time. As stated, we assume that speed of
tasks scale linearly with the clock frequency of the processor, the execution times
of the actors are characterised by the operating frequency of the processor.
Definition 1. An SDF graph is a tuple G = (A,D,Tok0, τ) where:
– A is a finite set of actors,
7– D is a finite set of dependency edges D ⊆ A2 × N2,
– Tok0 : D → N denotes distribution of initial tokens in each edge, and
– the execution time of each actor is given by τ : A→ N≥1.
The sets of input edges In(a) and output edges Out(a) of an actor a ∈ A
are defined as: In(a) = {(a′, a, p, q) ∈ D|a′ ∈ A ∧ p, q ∈ N} and Out(a) =
{(a, b, p, q) ∈ D|b ∈ A∧ p, q ∈ N}. The consumption rate CR(e) and production
rate PR(e) of an edge e = (a, b, p, q) ∈ D are defined as: CR(e) = q and
PR(e) = p.
Informally, for all actors a ∈ A, if the number of tokens on every input edge
(a′i, a, pi, qi) ∈ In(a) is greater than or equal to qi, actor a fires and removes qi
tokens from every In(a). The firing takes place for τ(a) time units and it ends
by producing pi tokens on all (a, bi, pi, qi) ∈ Out(a).
Example 1. Figure 1 shows an SDF graph of an MPEG-4 decoder [33]. MPEG-4
is a method of defining compression of audio and visual digital data. The pro-
cessing unit in video compression is termed macroblock . A macroblock typically
consists of 16×16 array of pixels. The two major picture types used in the dif-
ferent video algorithms are I and P. An I-frame is an “Intra-coded picture”,
representing a conventional static image file. On the other hand, an P-frame is
an “Predicted picture”, and it carries only the changes in the image from the
previous frame.
The MPEG-4 decoder shown in Figure 1 has five actors A={FD, VLD, IDC,
RC, MC}. These actors represent individual tasks performed in MPEG-4 decod-
ing. For example, the frame detector (FD) models the part of the application
that determines the frame type and the number of macro blocks to decode. In
our case, MPEG-4 can process only P-frames. To decode a single P-frame, FD
must process between 0 and 99 macroblocks, i.e., x ∈ {0, 1, . . . , 99} in Figure
1. The rest of the steps in MPEG-4 decoding are Variable Length Decoding
(VLD), Inverse Discrete Cosine (IDC) Transformation, Motion Compensation
(MC), and Reconstruction (RC) of the final video picture.
Arrows between the actors depict the edges which hold tokens (dots) repre-
senting macroblocks. The execution time (ms) of the actors is represented by a
number inside the actor nodes. The numbers near the source and destination of
each edge are the rates. The initial token on the edge from RC to MC models
the exchange of the previously decoded frame, while the initial token on the edge
from RC to FD models that the decoder is capable of processing macroblocks
of 1 frame. A schedule of an SDF graph is a firing sequence of actors to meet
certain design objectives.
To avoid unbounded accumulation of tokens in a certain edge, we require SDF
graph to be consistent [20]. Consistency is defined as follows.
Definition 2. A repetition vector of an SDF graph G = (A,D,Tok0, τ) is a
function γ : A → N0 such that for every edge (a, b, p, q) ∈ D from a ∈ A to
b ∈ A, the following relation exists.
p.γ(a) = q.γ(b)
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Fig. 1: MPEG-4 Decoder
Repetition vector γ is termed non-trivial if and only if ∀a ∈ A, γ(a) > 0. An
SDF graph is consistent if it has a non-trivial repetition vector.
A repetition vector determines how often each actor must fire with respect to
the other actors without a change in the token distribution. If each actor of an
SDF graph is invoked according to its repetition vector in a schedule, then the
number of tokens on each edge is the same after the schedule is executed as
before.
Definition 3. Let us assume that an SDF graph G = (A,D,Tok0, τ) has a
repetition vector γ. An iteration is a set of actor firings such that for each a ∈ A,
the set contains γ(a) firings of a. Thus, each actor fires according the repetition
vector in an iteration [14].
3.3 Platform Application Model
The Platform Application Model (PAM) models the multi-processor platform
where the application, modelled as SDF graph, is mapped on. Our PAM models
supports several features, including
– heterogeneity, i.e., actors can run on certain type of processors only,
– a partitioning of the processors in voltage and frequency islands,
– different frequency levels each processor can run on
– power consumed by a processor in a certain frequency, both when in use and
when idle,
– transition overhead required to switch between frequency levels.
Definition 4. A platform application model is a tuple P=(Π, ζ, F,Pidle ,Pocc ,Ptr ,
τact) consisting of,
– a finite set of processors Π. We assume that Π = {pi1, . . . , pin} is partitioned
into disjoint blocks of voltage/frequency islands (VFIs) such that
⋃
Πi = Π,
and Πi ∩Πj = ∅ if i 6= j,
– a function ζ : Π → 2A indicating which processors can handle which actors,
9Level Voltage Frequency Level Voltage Frequency
1 1.2 1400 4 1.05 1128.7
2 1.15 1312.2 5 1.00 1032.7
3 1.10 1221.8
Table 1: DVFS levels of Samsung Exynos 4210
– a finite set of discrete frequency levels available to all processors denoted by
F = {f1, . . . , fm} such that f1 < f2 < . . . < fm,
– a function Pocc : Π × F → N denoting the power consumption (static plus
dynamic) of a processor operating at a certain frequency level f ∈ F in the
operating state,
– a function Pidle : Π ×F → N assigning the power consumption (static) of a
processor operating at a certain frequency level f ∈ F in the idle state,
– a function Ptr : Π × F 2 → N expressing the transition overhead from one
frequency level f ∈ F to next frequency level f ∈ F for each processor pi ∈ Π,
and
– the valuation τact : A × F → N≥1 defining the actual execution time τact of
each actor a ∈ A mapped on a processor at a certain frequency level f ∈ F .
The notations fi and Πj represent i
th frequency level and jth VFI respectively.
We also use the notation [pi] to denote the VFI of a processor pi ∈ Π.
Example 2. Exynos 4210 [2] is a state-of-the-art processor used in high-end mo-
bile platforms such as Samsung Galaxy Note, Galaxy SII etc. Table 1 shows
different DVFS levels, and corresponding CPU voltage (V) and clock frequency
(MHz), of Samsung Exynos 4210 based on ARM Cortex-A9 [30].
3.4 Example
In this subsection, we explain the aforementioned semantics of an SDF graph
mapped on a processor application model by means of an example. Let us con-
sider the SDF graph of an MPEG-4 decoder shown in Figure 1 mapped on four
Samsung Exynos 4210 processors. For easy understanding, let us consider that
the MPEG-4 decoder is capable of processing 5 macroblocks, i.e, x = 5 in Figure
1. The processors Π = {pi1, pi2, pi3, pi4} are partitioned in three VFIs such that
Π1 = {pi1}, Π2 = {pi2, pi3} and Π3 = {pi4}. Two DVFS levels (MHz) {f1, f2} ∈ F
taken from Table 1 i.e. f2 = 1400 and f1 = 1032.7, are available to all processors.
The transition overhead (W) of all Exynos 4210 processors is, Ptr(pi, f2, f1) = 0.2
and Ptr(pi, f1, f2) = 0.1 [30]. Let us assume that all processors start at highest
frequency level, i.e., f2 ∈ F . Table 2 shows the formation of VFIs and exper-
imental power consumption against each frequency level. We also assume that
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Processor VFI Voltage(V) Frequency(MHz) Pidle(W) Pocc(W)
pi1 Π1 1.2 1400 0.1 4.6
1.00 1032.7 0.4 1.8
pi2 Π2 1.2 1400 0.1 4.6
1.00 1032.7 0.4 1.8
pi3 Π2 1.2 1400 0.1 4.6
1.00 1032.7 0.4 1.8
pi4 Π3 1.2 1400 0.1 4.6
1.00 1032.7 0.4 1.8
Table 2: Description of Samsung Exynos 4210 based Platform
the execution times (ms) of all actors a ∈ A at frequency level f1 are rounded
to the next integer. As f1 = 0.738× f2, τact(a, f1) = d τact(a,f2)0.738 e.
Figure 2 shows a schedule of our running example for a constraint of 125
frames per second (fps). To achieve 125 fps, MPEG-4 decoder completes the
iteration in 1125= 8 ms. In this figure, grey and white coloured boxes denote, if
a processor is running at frequency f2 or f1 respectively.
As we can see in Figure 2, processor pi1 ∈ Π changes its frequency level
from f2 ∈ F to f1 ∈ F at t=0 ms, thus incurring he transition overhead
Ptr (pi1, f2, f1)=0.2 W. From thereon, it operates in frequency level f1 ∈ F for
5 ms. During this time interval, actors FD ∈ A and VLD ∈ A are fired once
on pi1 ∈ Π. At t=5 ms, processor pi1 ∈ Π switches frequency level from f1 ∈ F
back to f2 ∈ F after spending Ptr (pi1, f1, f2)=0.1 W, and stays in frequency level
f2 ∈ F for the rest of the iteration. During this time interval, actors IDC ∈ A
and RC ∈ A claim pi1 ∈ Π twice and once respectively. Thus per iteration, it
consumes dynamic energy for 8 ms. As processor pi1 ∈ Π does not remain idle
during the iteration, it does not consume any static energy. The total energy
consumption (mWs) per iteration of processor pi1 ∈ Π is
ETot = ES + ED + Etr
ETot = Pidle×0+Pocc(pi1, f2)×3+Pocc(pi1, f1)×5+Ptr (pi1, f2, f1)+Ptr (pi1, f1, f2)
ETot = 0 + 4.6× 3 + 1.8× 5 + 0.2 + 0.1 = 23.1
In the same fashion, we can calculate energy consumption per iteration for each
processor, which gives us total energy consumption equal to 57.7 mWs per iter-
ation.
Definition 5. The throughput of an SDF graph mapped on a processor appli-
cation model is the average number of graph iterations that are executed per unit
time, measured over a sufficiently long period.
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Fig. 2: Schedule of our running example
A specific schedule termed self -timed [14] determines the maximal throughput
of an SDF graph, in which an actor fires as soon as it is enabled. However, it
is assumed that we have sufficiently many processors to accommodate all the
enabled firings simultaneously.
3.5 Semantics
The dynamic behaviour of an SDF graph mapped on a PAM can naturally be un-
derstood in terms of a labelled transition system (LTS). Below, we define the LTS
of an SDF graph G = (A,D,Tok0, τ) and a PAM (Π, ζ, F,Pidle ,Pocc ,Ptr , τact)
by giving its states and transitions.
Definition 6. A state is a tuple (Tok , status, freq ,TuC ,TotPow) with the fol-
lowing components.
– edge quantity Tok : D → N associates with each edge the number of tokens
currently present in that edge, and
– status : Π → {idle, occup} and freq : Π → F associates with each processor
pi ∈ Π, iwhether it is idle or occupied, and its current frequency level f ∈ F .
– To observe the progress of time, TuC : Π → N records for each processor the
remaining execution time required to complete its current task.
– TotPow : Π → N records the total accumulated power consumption for each
processor.
The initial state (Tok0, status0, freq0,TuC 0,TotPow0) is given by status0(pi) =
idle, freq0(pi) = fm, TuC (pi) = 0, TotPow0(pi) = 0 for all pi ∈ Π.
Example 3. The initial state of the example explain in Section 3.4 is given by
(Tok0 , status0 , freq0 ,TuC0 ,TotPow0 ) = ((0, 0, 0, 0, 0, 0, 0, 0, 1, 1), (idle, idle, idle,
idle), (f2, f2, f2, f2), (0, 0, 0, 0), (0, 0, 0, 0)). Here, initial tokens in all edges are
represented by Tok0 . The initial availability of the processors and their active
frequency level is given by status0 and freq0 respectively. Similarly, TuC0 and
TotPow0 represents the initial, remaining execution times and power consump-
tion, of the processors respectively.
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Definition 7. Let us consider an SDF graph G = (A,D,Tok0, τ) and a plat-
form application model (Π, ζ, F,Pidle ,Pocc ,Ptr , τact). A transition from state
(Tok1, status1, freq1,TuC 1,TotPow1) to (Tok2, status2, freq2,TuC 2,TotPow2) is
denoted as,
(Tok1, status1, freq1,TuC 1,TotPow1)
κ−→ (Tok2, status2, freq2,TuC 2,TotPow2)
The label κ is defined as κ ∈ (A ×Π × F × {start, end}) ∪ {tick} ∪ (Π × F ×
F × jump) and corresponds to the type of transition.
– Label κ = (a, pi, f, start) denotes mapping and starting of an firing of an
actor a ∈ A on a processor pi ∈ Π at a frequency level f ∈ F . This transition
may occur if
• ∀d ∈ In(a), Tok1(d) ≥ CR(d) i.e. all input edges d ∈ D have sufficiently
many tokens,
• status1(pi) = idle i.e. processor pi is currently unoccupied,
• ∀pi′ ∈ [pi], freq1(pi′) = f i.e. the active frequency level of all processors in
VFI [pi] is f ∈ F , and
• a ∈ ζ(pi) i.e. if actor a can be mapped on the processor pi.
This transition results in,
• ∀d ∈ In(a), Tok2(d) = Tok1(d) − CR(d) i.e CR(d) tokens are removed
from each incoming edge,
• ∀pi′ 6= pi, status2(pi′) = status1(pi′), and status2(pi) = occup i.e. processor
pi ∈ Π is claimed,
• freq2 = freq1 i.e. the active frequency level of all processors does not
change,
• TuC 2(pi) = TuC 1(pi) ∪ τact(a, f), i.e., τact(a, f) is attached to the pro-
cessor pi, and
• TotPow2 = TotPow1, i.e., this transition doest not cost any power.
Example 4. The actor FD in the example given in Section 3.4 takes the tran-
sition (FD,f2,pi1,start) at time t=0 ms. As a result, one token is subtracted
from the edge RC-FD.
– Label κ = (a, pi, f, end) denotes ending of an firing by an actor a ∈ A and
releasing a processor pi ∈ Π operating at a frequency level f ∈ F . This
transition may occur if,
• TuC 1(pi) = 0, i.e., actor a ∈ A has finished its execution.
This transition results in,
• ∀d ∈ Out(a), Tok2(d) = Tok1(d) + PR(d), i.e., PR(d) tokens are pro-
duced on all output edges,
• TuC 2 = TuC 1,
• ∀pi′ 6= pi, status2(pi′) = status1(pi′), and status2(pi) = idle i.e. processor
pi ∈ Π is released,
• freq2 = freq1, i.e., active frequency level of all processors does not change,
and
• TotPow2 = TotPow1, i.e., this transition doest not cost any power.
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Example 5. In the example given in Section 3.4, the actor FD takes the tran-
sition (FD,f2,pi1,end) at time t=2 ms. As a result, five tokens are produced
on the edges FD-IDC and FD-VLD, and one token is produced on the edges
FD-MC and FD-RC.
– Label κ = tick denotes a clock tick transition. This transition is enabled if,
• ∀pi′ ∈ Π, TuC 1(pi′) 6= 0, i.e., no end transition is enabled,
For all d′ ∈ D and pi′ ∈ Π, this transition results in
• Tok2(d′) = Tok1(d′),
• status2(pi′) = status1(pi′),
• freq2(pi′) = freq1(pi′),
• TuC 2(pi′) = TuC 1(pi′) − 1, i.e., the remaining execution time assigned
to the processors is decreased by 1,
• if status1(pi′) = occup, then TotPow2(pi′) = TotPow1(pi′)+Pocc(pi′, freq1(pi′)),
and
• if status1(pi′) = idle, then TotPow2(pi′) = TotPow1(pi′)+Pidle(pi′, freq1(pi′)).
Example 6. In our running example, there are two tick transitions between
t=0 ms and t=2 ms, because no end transition is no enabled in that period.
At t=0 ms, the execution time of the actor FD, i.e., τact(FD, f2) is attached
to the processor pi1. After two tick transitions, the remaining execution time
assigned to the processor pi1 equals 0, and therefore end transitions is taken
at t=2 ms.
– Label κ = (Πj , fi, f
′, jump) denotes a transition of all processors pi′ ∈ Πj
running at a frequency level fi ∈ F , to another frequency level f ′ ∈ F such
that f ′ = fi+1 or f ′ = fi−1. This transition is enabled if,
• for all pi′ ∈ Πj, freq1(pi′) = fi and status1(pi′) = idle, i.e., processors in
the same VFI can change to another frequency level only if they all are
in the idle state at same frequency level.
This transition results in,
• ∀d ∈ D, ρ2(d) = ρ1(d), i.e., token distribution does not change,
• ∀pi′ ∈ Πj, status2(pi′) = idle and freq2(pi′) = f ′, i.e., active frequency
level of all processors in the same VFI changes to f ′ ∈ F ,
• TuC 2 = TuC 1, and
• ∀pi′ ∈ Πj, TotPow2(pi′) = TotPow1(pi′) + Ptr (pi′), i.e., transition over-
head of all processors belonging to the same VFI.
Example 7. In Figure 3.4, there are two jump transitions at time t=0 ms,
i.e., (Π2, f2, f1, jump) and (Π3, f2, f1, jump).
Definition 8. Let us consider an SDF graph G = (A,D,Tok0, τ) and a platform
application model (Π, ζ, F,Pidle ,Pocc ,Ptr , τact). An execution σ is defined as an
finite or infinite sequence of states and transitions; σ = s0
κ0−→ s1 κ1−→ . . ..
SDF graphs may end up in a deadlock due to inappropriate consumption and
production rates.
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Definition 9. Let us consider an SDF graph G = (A,D,Tok0, τ) and a plat-
form application model (Π, ζ, F,Pidle ,Pocc ,Ptr , τact). An SDF graph experiences
a deadlock if and only if its execution has a state (Tok , status, freq ,TuC ,TotPow)
in which ∀a ∈ A, ∃d ∈ In(a) and ∀pi ∈ Π, we have Tok(d)  CR(d) and
TuC (pi) = 0.
4 Power Optimisation
This section illustrates the importance of considering DPM along with DVFS,
with the help of a non-trivial observation. Furthermore, we explain how VFIs
allow us to achieve fine-grain power optimisation, by combining DPM with any
granularity of DVFS. Let us consider a real-time periodic application mapped on
a single processor. Figure 3 shows the behaviour of static (ES ) and dynamic (ED)
energy consumption of the processor as a function of processor frequency for the
execution of an entire iteration. Note that ES also includes transition overheads.
The minimum frequency at which the task can meet its deadline is denoted by
fa. Similarly, f
∗ denotes the minimum frequency at which there is enough slack
for the processor to move to the low power state. Thus, the processor can only
move to the low power state, if its frequency is no less than f∗. Otherwise, it
will not be able to meet the deadline.
As explained earlier, ED increases cubically with the increase of frequency.
However, ES shows varying patterns. In Region A where fa ≤ f < f∗, idle
period of the processor is too short to allow it to move to the low power state
where static energy consumption is lower. Therefore, ES is higher and constant
in Region A. However, as frequency reaches f∗, slack, i.e., idle period of the
processor increases, allowing the transition to less static power consuming states.
Thus, ES drops down at f = f
∗. As frequency increases beyond f∗ in Region
B, idle period of the processor increases further in linear fashion, leading to
switching to deeper sleep states by the processor. Without loss of generality, if
we assume that transition overhead of switching to deeper low power states also
increases linearly, we get linear decrease of ES with the increase of frequency in
Region B, as shown in Figure 3.
Figure 4 shows ETot = ES + ED , as a function of processor frequency. In
Region A where ETot grows with the increasing frequency, local minimum fopt1
of ETot is fopt1 = fa. Whereas, in Region B, ETot decreases with the increasing
frequency. The local minimum fopt2 of ETot in Region B is fopt2 ∈ [f∗, fmax ].
Depending on power consumption of low power states, and transition overheads,
steepness of ES can increase or decrease in Region B. As a result, the minimum
value of ETot can have different values in Region B, as shown by dashed lines.
As we have seen that local optimal frequencies to minimise ETot in both re-
gions are well defined. However, there is no a priori reason that global minimum
of ETot should lie in Region A or Region B . Depending on the power consump-
tion values of the processor and deadline of the application, the global optimal
frequency can be either in Region A or B.
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ffa f∗ fmax
Region A Region B
E
ED
ES
Fig. 3: Static (ES ) and Dynamic (ED)
Energy
ffopt1=fa f∗ fopt2 fmax
Region A Region B
E
E(fopt1 )
E(fopt2 )
ETot
Fig. 4: Total Energy (ETot)
Voltage(V) Frequency(MHz) GDVFS GDVFS+DPM
Pidle(W) Pocc(W) Pidle(W) Pocc(W)
1.2 1400 0.4 4.6 0.1 4.6
1.00 1032.7 0.4 1.8 0.4 1.8
Table 3: Platform description
Alternatively, if we do not consider DPM, ES in Region B remains same
as A, and consequently, ETot increases in Region B as well. Therefore, we can
safely conclude that we must consider both DPM and DVFS to determine opti-
mal power consumption. We can generalise this result for multiprocessors also.
Moreover, partitioning processors into VFIs enable us to assign frequency per
partition, rather than running all processors at the same frequency.
To illustrate earlier arguments, let us consider an example of an MPEG-4
decoder shown in Figure in 1, capable of processing 5 macroblocks, mapped
on the platform containing four Samsung Exynos 4210 processors, i.e., Π =
{pi1, pi2, pi3, pi4}. For the deadline of completing 3 graph iterations within 23 ms,
we consider following scenarios.
– Case 0: Without Power Optimisation (No− PowerOpt)
Let’s assume that the processors do not utilise any power management tech-
nique. The only frequency f ∈ F available to the processors is f = 1400 MHz.
The idle (static) and operating (dynamic) power consumption at f = 1400
MHz is Pidle(pi, f)=0.4 W and Pocc(pi, f)=4.8 W respectively. Figure 5 shows
the optimal execution of this case, where we can see that the constraint of
finishing 3 graph iterations is met well before the deadline, and the proces-
sors remain idle for the rest of the time resulting in dynamic slack. Hence,
DVFS is needed to minimise dynamic slack. The total power consumption
of this case is 204.2 mWs.
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Fig. 6: Optimal Execution showing GDVFS
– Case 1: Global DVFS only (GDVFS) Now, to introduce DVFS in processors,
we add an extra frequency level (MHz), i.e., {f1, f2} ∈ F such that f2 = 1400
and f1 = 1032.7. In this case, the processors employ DVFS only, without
considering DPM and VFIs. Table 3 shows the idle (static) and operating
(dynamic) power consumption at both frequencies. Note that, idle power
consumption of all processors pi ∈ Π is constant at both frequencies, i.e.,
Pidle(pi, f2)=Pidle(pi, f1)=0.4 W. Recall that GDVFS + DPM assumes one VFI
Π1 = {pi1, pi2, pi3, pi4}. The optimal execution of this scenario is shown in
Figure 6. As we can see in Figure 6, the constraint of finishing 3 graph
iterations is fulfilled exactly at the deadline, as opposed to No− PowerOpt.
Thus, DVFS helps to reduce dynamic slack. As a result, the total energy
consumption drops to 185.2 mWs from 204.2 mWs. However, in the case of
GDVFS, the processors consume high static power while being idle, leading to
static slack. Therefore, we must utilise DPM to reduce static slack.
– Case 2: Global DVFS + DPM (GDVFS + DPM)
In order to allow processors benefit from both DPM and DVFS, we intro-
duce a low power state, i.e., idle power consumption of all processors pi ∈ Π
at frequency level f2 = 1400 MHz is changed to Pidle(pi, f2)=0.1 W because
more idle time allows DPM. However, the operating power consumption of
all processors pi ∈ Π at both frequencies, i.e., Pocc(pi, f2) and Pocc(pi, f1)
remains same as GDVFS, as given in Table 3. The transition overhead (W) of
all processors pi ∈ Π is, Ptr(pi, f2, f1) = 0.2 and Ptr(pi, f1, f2) = 0.1. In this
case, the schedule remains the same. However, the total energy consump-
tion drops significantly to 179.8 mWs. Hence, it shows that optimality of
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power minimisation can only be guaranteed by considering both DPM and
DVFS. However, as we may observe, all processors run at the same frequency
in GDVFS + DPM, which might be unnecessary. Instead, we may partition pro-
cessors into VFIs so that only required processors run at the same frequency,
and others may run at the different frequency.
– Case 3: DVFS + DPM with 2 VFIs (DVFS + DPM− 2)
In this scenario, we partition processors into two VFIs such that Π1 =
{pi1, pi2} and Π2 = {pi3, pi4}, while utilising both DVFS and DPM. The power
consumption values of processors at both frequencies remain the same as in
Case 2. As a result, total energy consumption reduces to 179.2 mWs, demon-
strating the effectiveness of VFIs to achieve fine-grain power management.
The optimal execution of this case is shown in Figure 8.
– Case 4: DVFS + DPM with 3 VFIs (DVFS + DPM− 3)
The total energy consumption drops further to 176.5 mWs, if we partition
processors into three VFIs such that Π1 = {pi1}, Π2 = {pi2} and Π3 =
{pi3, pi4}. Figure 7 shows the optimal execution of Case 4, i.e., DVFS + DPM− 3.
5 Priced Timed Automata
Timed automata are a popular and powerful formalism to model and analyse
real-time systems [4]. TA are state-transition diagrams augmented with real-
valued clocks, which can be used in enabling conditions for transitions and in
state invariants that enforce deadlines. Networks of timed automata can be build
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from TA components and communicate via signals, i.e., action labels on transi-
tions.
Price timed automata (PTA) extend TA with costs. Costs can either be
accumulated in states, proportionally to the residence time, or by taking a tran-
sition. Moreover, TA and PTA can be analysed for a wide number of properties,
including absence of deadlocks, safety, and liveness.
We use B(C) to denote the set of clock constraints for a finite set of clocks
C. That is, B(C) contains all of conjunctions over simple conditions of the form
x on c or x− y on c, where x, y ∈ C, c ∈ N and on∈ {<,≤,=,≥, >}.
Definition 10. A priced timed automaton A over clocks C and actions Act is a
tuple (L,E, Inv ,P, l0), where L is a set of locations; E ⊆ L×Act×B(C)×2C×L
is a set of edges; Inv : L → B(C) assigns an invariant to each location; P :
(L ∪ E) → N assigns costs to edges and locations, and l0 ∈ L is the initial
location.
In particular, Uppaal Cora has a support for finding cost-optimal schedules.
Optimality is defined in terms of a variable named cost. The optimal trace can
be found by using the Best trace option. With this option, Uppaal Cora keeps
searching until a trace to a goal state with the smallest value for the cost variable
has been found. The rate of growth of cost is specified as cost ′.
6 Translation of SDF Graphs to Priced Timed Automata
Our framework consists of separate models of an SDF graph and the proces-
sor application model. In this way, we split the the problem of optimal power
management in terms of tasks and resources. In this section, we describe the
translation of an SDF graphs along with a processor application model to PTA
using Uppaal Cora.
Given an an SDF graph G = (A,D,Tok0, τ) mapped on a processor applica-
tion model (Π, ζ, F,Pidle ,Pocc ,Ptr , τact), we generate a parallel composition of
PTA:
AG‖Processor1‖, . . . , ‖Processorn‖Scheduler .
PTA models of the example given in subsection 3.4 is shown in Figure 1. Here, the
automaton AG models the actors and edges of an SDF graph as shown in Figure
9a. The PTA Processor1, . . . ,Processorn model the processorsΠ = {pi1, . . . , pin},
as shown in Figure 9b. Figure 9c presents the automaton of Scheduler , that
decides when to switch the frequency level of all processors in the same VFI.
Note that the resulting timed automaton is trivially extensible in the number
of processors. Thus, the translation is, at least, composable with regards to the
processor application model. We assume that the underlying LTS of G is given
by (S,Lab,→G) where S = (Tok , status, freq ,TuC ,TotPow) denotes the states,
Lab = κ denotes the labels and →G⊆ S × Lab× S depicts the edges.
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Priced Timed Automaton AG. The automaton AG is defined as, AG = (L,Act , P,
E, Inv , l0) where L = l0 = {Initial} is the only location in our SDF graph model.
The action set Act = {fire!, end?} contains two parametrised actions, i.e., fire!
(exclamation mark signifies a sending operation) and end? (question mark signi-
fies a receiving operation) to synchronise with the PTA Processor1, . . . ,Processorn.
For each processor pi ∈ Π and a ∈ A, fire[pi][a] represents the start of the
execution of actor a on a processor pi, and end[pi][a] represents its ending. The
action fire[pi][a] is enabled if the incoming buffers of a ∈ A have sufficient tokens.
We do not have any clocks and invariants in AG. Therefore, Inv: L→ B(C) and
Inv(l0) = true. For each a ∈ A and d ∈ D, E contains two edges such that:
– Initial
Tok(d)≥CR(d),fire[pi][a]!,Tok(d):=Tok(d)−CR(d)−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−→ Initial
– Initial
∅,end[pi][a]?,Tok(d):=Tok(d)+PR(d)−−−−−−−−−−−−−−−−−−−−−−−−→ Initial.
Here, Tok(d) ≥ CR(d) refers to a guard and it signifies that tokens on all input
edges d ∈ In(a) of an actor a ∈ A must be greater than or equal to their
consumption rate in order to take the action fire!. As a result of taking the
action fire!, tokens on all input edges d ∈ In(a) of an actor a ∈ A are subtracted,
i.e., Tok(d) = Tok(d)−CR(d). Similarly, by taking the action end?, actor firing
is completed and tokens are produced on all output edges d ∈ Out(a) of an actor
a ∈ A, i.e., Tok(d) = Tok(d) + PR(d).
AG contains a number of variables: for each edge from actors a ∈ A to b ∈ B,
an integer variable buff a2b = Tok(a, b, p, q) containing the number of tokens in
the buffer from a to b. The variable counter a counts how many times actor a ∈ A
has been fired. counter a is used to keep an account of number of firings of each ac-
tor a ∈ A in an execution. Initially, counter a = 0 and buff a2b = Tok0 (a, b, p, q)
contains the number of tokens in the initial distribution of the edge (a, b, p, q).
The function estimate() provides a estimate of lower bound on the remaining
cost, which is used to improve the performance of Uppaal Cora.
The action fire[pi][a] consumes, from each input edge (b, a, p, q) ∈ In(a) in
G, the q tokens from the buffer buff b2a, and is carried out by the function
consume(buff b2a, q).
The action end[i][a] adds, for each actor a ∈ A and output edge (a, b, p, q) ∈
Out(a) in G, the p tokens on the buffer buff a2b by carrying out the function
produce(buff a2b, p).
Finally, we note that the edges are parametrised in processor id’s but not
in actors. This is because each edge in Uppaal Cora can contain only one pa-
rameter. As stated earlier, this paper uses SDF graphs to represent software
applications. Since the translation is defined by induction on the structure of
SDF graphs, it is also composable in the (software) applications.
Priced Timed Automata Processor j. Likewise, for each pij ∈ Π, we define PTA
Processor j = (Lj ,Actj , Pj , Ej , Inv j , l
0
j ). For each frequency level fi ∈ F , we
include both an idle state and an active state running on that frequency level.
Thus, for each a ∈ ζ(pij) and F = {f1, . . . , fm} such that f1 < f2 < . . . < fm, let
Lj = {Idle f1, . . . , Idle fm, InUse a f1, . . . , InUse a fm} indicating that processor
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pij ∈ Π is currently used by the actor a ∈ A in the frequency level fi ∈ F , either
in idle or running state. For F = {f1, . . . , fm} such that f1 < f2 < . . . < fm,
l0j = Idle fm. This explains that a processor pi ∈ Π always start at the highest
frequency level fm ∈ F . Furthermore, for each actor a ∈ ζ(pi) and frequency level
fi ∈ F , Pj(Idle fi) = Pidle(pi, fi), Pj(InUse a fi) = Pocc(pi, fi), Invj(Idle fi) = true,
and Invj(InUse a fi) ≤ τact(a, fi) enforcing the system to stay in InUse a fi for
at most the execution time τact(a, fi). As we only can have integer costs, all
values of power consumption is multiplied by 10 and rounded to the nearest
integer. Please note that Processor j contains exactly one clock xj ; since clocks
in Uppaal Cora are local, we can abbreviate xj by x. A separate clock variable
global observes the overall time progress.
The action set Actj = {fire?, end!, jump ik?} contains three actions fire?, end!
and jump ik?. The actions fire? and end! in Actj are parametrised with the
processor and actor ids, and synchronise with AG. The action jump ik? in Actj
is parametrised with the VFI id. For all fi, fk ∈ F , and pij ∈ Πy, the broadcast
action jump ik[y] synchronises the automata Processor1, . . . ,Processorn with the
automaton Scheduler , to switch all processors in the VFI [pij ] from the frequency
level fi to fk.
For each pi ∈ Π, a ∈ ζ(pi) and fi ∈ F , E contains two transitions such that:
– Idle fi
∅,fire[pi][a]?,{x:=0}−−−−−−−−−−−−−→ InUse a fi, and
– InUse a fi
x=τact (a,fi),end[pi][a]!,∅−−−−−−−−−−−−−−−−→ Idle fi.
The action fire[pi][a] is enabled in the idle state Idle fi and leads to the location
InUse a fi. Thus, fire[pi][a] “claims” the processor pi ∈ Π at frequency level fi ∈ F ,
so that any other firing cannot run on pi ∈ Π before the current firing of a ∈ A is
finished. As each location InUse a fi has an invariant Inv j(InUse a fi) ≤ τact(a, fi),
the automaton can stay in InUse a fi for at most the execution time of actor
a ∈ A at frequency level fi ∈ F , i.e., τact(a, fi). If x = τact(a, fi), the system
has to leave InUse a fi at exactly the execution time of actor a ∈ A at frequency
level fi ∈ F , by taking the end[pi][a] action. In this way, AG is notified that
the execution of a ∈ A has ended, so that AG updates the buffers and other
variables.
For F = {f1, . . . , fk, fi} such that f1 < f2 < . . . < fk < fi, and pij ∈ Πy, E
has following transitions Ebroad ∈ E for handling broadcast such that:
– Idle fi
∅,jump ik[y]?,∅−−−−−−−−−−→ Idle fk,
– Idle fk
∅,jump ki[y]?,∅−−−−−−−−−−→ Idle fi,
...
– Idle f1
∅,jump 12[y]?,∅−−−−−−−−−−→ Idle f2
Furthermore, for all fi, fk ∈ F , pij ∈ Πy, and Ebroad ∈ E, Pj(Idle fi ∅,jump ik[y]?,∅−−−−−−−−−−→
Idle fk) = Ptr (pij, fi, fk). For all pij ∈ Πy, Processor j has a variable freq lev[y] to
count the processors in the running state. Initially, freq lev[y] = 0 for all pij ∈ Πy.
If a processor pij ∈ Πy is claimed by an actor a ∈ A, the counter freq lev[y] is
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incremented by one. Similarly, if a processor pij ∈ Πj is released, the value of
the counter freq lev[y] is reduced by one.
For all pij ∈ Πy, Processor j has another variable curr freq[y] that determines
the current frequency level of all pij ∈ Πy. Initially, for F = {f1, f2, . . . , fm} such
that f1 < f2 < . . . < fm, and for all pij ∈ Πy, curr freq[y] = m. In Figure 9b,
for all pij ∈ Πy, the initial value of curr freq[y] = 2 denoting that the highest
frequency level is f2 ∈ F . For all pij ∈ Πy, when action jump 21[y] is taken, the
value of curr freq[y] changes to 1.
Priced Timed Automaton Scheduler. The automaton Scheduler is defined as,
(L,Act , P, E, Inv , l0) where L = l0 = {Initial} is the only location in the sched-
uler model. For F = {f1, . . . , fk, fi} such that f1 < f2 < . . . < fk < fi,
Act = {jump 12, . . . , jump ik} parametrised with the VFI ids, synchronises with
the PTA Processor1, . . . ,Processorn. We do not have any clocks and invari-
ants in Scheduler . Therefore, Inv: L → B(C) and Inv(l0) = true. For F =
{f1, . . . , fk, fi} such that f1 < f2 < . . . < fk < fi, and pij ∈ Πy, E has following
transitions for broadcast such that:
– Initial
freq lev[y]==0∧curr freq[y]==i,jump ik[y]!,∅−−−−−−−−−−−−−−−−−−−−−−−−−−−→ Initial,
– Initial
freq lev[y]==0∧curr freq[y]==k,jump ki[y]!,∅−−−−−−−−−−−−−−−−−−−−−−−−−−−→ Initial,
...
– Initial
freq lev[y]==0∧curr freq[y]==1,jump 12[y]!,∅−−−−−−−−−−−−−−−−−−−−−−−−−−−→ Initial
For example, in Figure 9c, the action jump 21[y] is enabled when all proces-
sors pij ∈ Πy are in the idle state and current frequency level is f2 ∈ F , i.e.,
freq lev[y] == 0&&curr freq[y] == 2. When this action is taken, all processors
pij ∈ Πy synchronise with the automaton Scheduler , and change the frequency
level to f1 ∈ F . Same is the case with the other action jump 12[y].
7 Power Optimisation using Uppaal Cora
This section illustrates how we use Uppaal Cora to obtain power optimal sched-
ules. As explained earlier, each actor fires according the repetition vector γ in
an iteration. For each actor a ∈ A in the SDF graph, we define its corresponding
entry in the repetition vector as γ(a). We also define the number of iterations
per period as m.
A technique of calculating the maximum throughput of an SDF graph mapped
on a given number of processors via timed automata (TA), using the model-
checker Uppaal is proposed in [3]. This work demonstrates that the fastest
execution of every consistent and strongly connected SDF graph, mapped on
a platform application model, repeats the periodic phase n times if each actor
a ∈ A fires equal to (nm + k)γ(a) for some constants n and k. The maximal
throughput of the SDF graph is determined from the periodic phase. For exam-
ple, we know that repetition vector γ of the example SDF graph given in Section
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(a) UPPAAL Cora model AG
(b) UPPAAL Cora model Processor j
(c) Scheduler model
Fig. 9: UPPAAL Cora editor showing SDF graph, Processor and Scheduler
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6 is 〈FD,VLD, IDC,RC,MC〉 = 〈1, 5, 5, 1, 1〉. We can find out the throughput us-
ing the 3rd multiple of the repetition vector, i.e., (nm+ k) = 3γ(a) for all actors
a ∈ A, by selecting the Fastest trace option in Uppaal and verifying the query:
E〈〉(counter_FD==3&counter_VLD==15&counter_IDC==15&counter_RC==3&co-
unter_MC==3). We find the periodic phase from the generated trace, represent-
ing the maximum throughput. Thus, to compute a power minimal schedule from
an SDF graph G and a PAM P, we perform the following steps.
1. TA models are extracted such that AG‖Processor1‖, . . . , ‖Processorn.
2. We obtain the time T needed to complete the fastest execution of AG, by
running the query Q1 = E〈〉 (
∧
a∈A
counter a = (nm+ k).γ(a)) in Uppaal.
3. PTA models are extracted such thatAG‖Processor1‖, . . . , ‖Processorn‖Scheduler .
4. We obtain the cheapest trace finished within time T , by running the query
E〈〉 (Q1 ∧ time ≤ T ) in Uppaal Cora.
5. The trace is translated into a power optimal schedule. That is, by considering
the action labels on the transitions, we know which actor is executed on which
processor at which frequency.
For example, the fastest execution of the query mentioned above completes in
18 time units, if the corresponding SDF graph is mapped on 4 processors. If we
add the constraint global = 18 to our earlier query in Uppaal Cora, we get
the optimal schedule in terms of power utilisation at the maximum throughput
on a given number of processors. The clock variable global is used to observe the
overall time progress, and is never reset.
8 Experimental Evaluation via MPEG-4 Decoder
We analyse results of power optimisation by means of an example of the MPEG-
4 decoder example in Figure 1 capable of 5 macroblocks. We evaluate energy
consumption with respect to (1) fixed number of processors (2) varying number
of processors. Finally, the method of verifying various user-defined properties
using model-checking is explained in subsection 8.3.
8.1 Fixed Number of Processors
We consider an MPEG-4 decoder mapped on the platform containing four Sam-
sung Exynos 4210 processors, i.e., Π = {pi1, pi2, pi3, pi4}. For the constraint of
finishing 3 graph iterations with respect to varying deadlines, Figure 10 shows
the energy consumption calculated for each scenario. The first two scenarios are
compared as follows.
GDVFS vs GDVFS+DPM
– In almost all cases, considering DVFS only (GDVFS) results in higher energy
consumption, as compared to considering the combination of DVFS and
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Fig. 10: Comparison of power optimisation techniques
DPM (GDVFS + DPM). However, at the deadline of 30ms, energy consump-
tion in GDVFS + DPM surpasses GDVFS. If we compare the schedule of GDVFS
and GDVFS + DPM at the deadline of 30 ms, we notice that it remains same.
However, considering GDVFS + DPM includes transition overheads incursion to
move to idle states, makes it less energy optimal than GDVFS.
– At tighter deadlines when idle time of processors is not sufficient to move
to low power state, the difference between GDVFS and GDVFS + DPM is not
significant. Thus, ETot lies in Region A. However, as deadline is relaxed,
processors spend more time in low power state and ETot moves to Region
B. Consequently, GDVFS + DPM gets more promising, implying the benefits of
DPM. For example, at the deadline of 50 ms, GDVFS + DPM saves significant
energy consumption equal to 10.3%, as compared to GDVFS.
Therefore, the results explained above prove our earlier claim that static power
is non-negligible in order to guarantee optimality, and both Region A and B
must be analysed to determine minimum energy consumption.
Now we have seen the benefits of DPM, the effect of varying the number
of VFI partitions, i.e., GDVFS + DPM, DVFS + DPM− 2 and DVFS + DPM− 3 is de-
scribed below.
DVFS+DPM with VFIs
– At tighter deadlines, for the reason that system is at maximum capacity all
the time, having higher number of VFIs does not result in major energy
reduction.
– But, as deadline is relaxed, we see that increasing the number of VFIs
prove to be more effective, and produce considerable reduction in energy
consumption. For example, for the deadline of 50 ms, DVFS + DPM− 2 and
DVFS + DPM− 3 save 4.9% and 8.3% energy consumption respectively, as
compared to GDVFS + DPM. The reason is that in GDVFS + DPM where we have
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Fig. 11: Energy usage per frame against Frames per second. The legend shows
the number of processors/VFIs.
one VFI only, all processors have to run at the same frequency, even though
fewer might be required. By partitioning into more VFIs, we can cluster
processors in such a way that only required processors run at the specific
frequency, and others may run at the different frequency; thus, trading sys-
tem’s complexity for energy minimisation.
Hence, VFIs provide better control over energy optimisation and design com-
plexity. Without VFIs, system designers are left with two options only, i.e. either
local or global DVFS. However, with the help of VFIs, it is possible to achieve
fine-grain power reduction by employing any DVFS policy, ranging from local
to global. Therefore, the use of VFIs enables system designers with the larger
range of design choices.
8.2 Varying Number of Processors
We also evaluated the performance of the MPEG-4 decoder on a varying number
of processors. The maximum number of processors required for a self-timed exe-
cution [14] of this example is 6, calculated by SDF3. We obtain a Pareto front by
sweeping the throughput constraint, as shown in Figure 11. We get three majors
results from Figure 11, as explained below.
– Achieving higher frames per second at fewer processors increases the energy
consumption. The reason is the smaller slack at the tighter frames per second
constraint. Therefore, more work is done on fewer processors to attain same
frames per second.
– As we relax the frames per second constraint, slack increases, and same
frames per second can be achieved by consuming less energy on fewer pro-
cessors. For instance, in Figure 11, we can reach 100 frames per second on 4
processors with 2.4% less energy consumption, as compared to 5 processors.
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For higher slack in the application, this difference gets bigger. Thus, we may
not require more processors in our platform, and reach a certain through-
put at a considerably lower energy consumption, contributing to prolonged
battery life.
– Relaxing the frames per second beyond a certain limit increases the energy
consumption, as static energy surpasses the dynamic energy. For instance,
the energy consumption of 3 processors increases by 1.9%, when moving from
77 to 59 frames per second.
8.3 Quantitative Analysis
We can analyse several functional and temporal properties of an MPEG-4 de-
coder using model-checking. This includes simple reachability properties such
as, “does RC eventually fire?” and “after five consecutive VLD firings, MC must
fire at least once”. We can also check safety properties such as, “all processors
belonging to the same VFI should never run at the different frequency”. Simi-
larly, liveness properties such as, “after a processor is occupied, it is eventually
released” can also be verified.
9 Other case studies
Apart from the MPEG-4 decoder example, we present other real-life case studies,
namely a bipartite graph [11] in Figure 12, an MP3 playback application [36]
in Figure 13, an MP3 decoder [8] in Figure 14 and an audio echo canceller
[36] in Figure 15. The execution times of these case studies are given in ms.
We assume that these case studies are mapped on a multiprocessor platform
containing Samsung Exynos 4210 processors Π = {pi1, . . . , pin}. Table 2 shows
the considered frequency levels, and assumed power consumption of Exynos 4210
processors. For easier understanding, we only consider deadline constraint equal
to minimum achievable time (ms) per iteration on a given number of processors.
We also assume that, for all actors a ∈ A, τact(a, f1) = d τact(a,f2)0.738 e.
Table 4 shows the results of the experiments to find out the least power
consumption. The first column displays the given number of processors, and the
second column represents division of processors into VFIs. Columns 3-4 depict
per iteration, minimum achievable time (ms) and minimum energy consumption
(mWs) respectively, on the given processors.
We could determine the exact number of processors required for a self-timed
execution, using SDF3. Then, we apply our approach to derive an optimal sched-
ule on a smaller number of processors to determine least power usage. As we can
see in case of a Bipartite Graph in Table 4, reducing the number of processors to
3 does not deteriorate minimum time per iteration considerably, and decreases
slightly to 44 ms. Nonetheless, the decrease in energy consumption per iteration
is significant, equal to 6.8 mWs, due to presence of higher slack in the application.
It clearly shows, that similar performance with substantially less power dissipa-
tion can be achieved, even with fewer processors than required for a self-timed
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Fig. 13: MP3 Playback Application [36]
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Fig. 14: MP3 Decoder [8]
execution. Thus, using model-checking, we generate a power optimal schedule
automatically in a simple manner, on a given number of processors partitioned
into VFIs, once the target state is specified in a query. We also check deadlock
freedom effectively if a certain SDF graph is mapped on fewer processors than
required for a self-timed execution.
So far, we have assumed a homogeneous system in which an actor can be
mapped on any processor. A homogeneous system gives more freedom to decide
which actor to assign to a particular processor. However, this freedom is limited
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Table 4: Experimental Results
Processor VFIs Time per Iteration Energy Consumption
Bipartite Graph in Figure 12
4 Π1 = {pi1, pi2}, Π2 = {pi3, pi4} 42 345·3
3 Π1 = {pi1}, Π2 = {pi2, pi3} 44 338·5
2 Π1 = {pi1}, Π2 = {pi2} 51 333·1
1 Π1 = {pi1} 73 335·8
MP3 Playback Application in Figure 13
2 Π1 = {pi1, pi2} 1880 9907
1 Π1 = {pi1} 2118 9742·8
MP3 Decoder in Figure 14
2 Π1 = {pi1, pi2} 8 64·6
1 Π1 = {pi1} 14 64·4
Audio Echo Canceller in Figure 15
4 Π1 = {pi1, pi2}, Π2 = {pi3, pi4} 23 324·2
3 Π1 = {pi1}, Π2 = {pi2, pi3} 24 322·3
2 Π1 = {pi1, pi2} 35 322
1 Π1 = {pi1} 73 335·8
in a heterogeneous system by which processors could be utilised to execute a
particular actor.
In Uppaal Cora, we can utilise the same models described earlier in a het-
erogeneous system. Let us consider the SDF graph of the running MPEG-4
Decoder example mapped on a heterogeneous system containing two Samsung
Exynos 4210 processors Π ′ = {pi′1, pi′2} and two Samsung Exynos 4212 [1] pro-
cessors Π ′′ = {pi′′1 , pi′′2}. We assume that both Exynos 4210 and 4212 processors
are available with same frequency level (MHz) {f1, f2} ∈ F such that f2 = 1400
and f1 = 1032.7. Furthermore, let us consider following assumptions also.
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Fig. 16: Power consumption in a heterogeneous system
Ptr (pi
′, f2, f1) = Ptr (pi′′, f2, f1)
Ptr (pi
′, f1, f2) = Ptr (pi′′, f1, f2)
For all pi′ ∈ Π ′, pi′′ ∈ Π ′′ and f ∈ F ,
Pidle(pi
′, f) = Pidle(pi′′, f)
Pocc(pi
′, f) = Pocc(pi′′, f)
Let us consider that the platform is implemented in such a way that actor
{FD} ⊆ A can be mapped only on the processor {pi′1} ⊆ Π ′, actors {VLD, IDC} ⊆
A can be executed only on the processors {pi′2, pi′′2} ⊆ Π ′∪Π ′′, and the processor
{pi′′1} ⊆ Π ′′ is assigned to execute actors {RC, MC} ⊆ A only. The processors are
partitioned into VFIs in such a way that, Π1 = {pi′1, pi′′1} and Π2 = {pi′2, pi′′2}. Fig-
ure 16 shows the Pareto front of total energy consumption for varying throughput
constraint.
10 Conclusions
Despite the remarkable progress in power optimisation of deadline-constrained
applications, compact methods for optimal power management of SDF graphs
are still needed. In addition, with the growth of processing power in battery-
constrained devices, efforts must be made to keep power utilisation to minimum.
We demonstrate a novel power reduction technique for SDF-modelled stream-
ing applications, which combines the benefits of DVFS and DPM using model-
checking. This technique can be applied to any multiprocessor heterogeneous
platform, having transition overheads and partitions of VFIs. By translating
SDF graphs to PTA, we have also combined the flexibility of automata with
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the efficiency of SDF to obtain optimal schedules. Furthermore, with the help
of contemporary model-checkers, benefits of analysable properties such as the
absence of deadlocks, reachability etc. are also obtained.
Future research directions are to carry on from the results achieved in this
paper and explore the possibilities of battery-aware scheduling of SDF graphs
after including the kinetic battery model [23]. Future work also includes power
optimal reachability analysis using weighted makespan [12], optimal VFI parti-
tioning, and extending processor models with stochastics to accomplish advan-
tages of probabilistic model checking. This will allow us to design self energy-
supporting systems where energy generation, storage and consumption are kept
in balance over the lifetime of a system. Another exciting prospect is to add a
third dimension, taking also reliability relaxations and constraints into account.
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